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[571 ABSTRACT 
A signal transformation network which is uniquely 
characterized to exhibit a very low input impedance 
while maintaining a linear transfer characteristic when 
driven from a voltage source and when quiescently 
biased in the low microampere current range. In its 
simplest form, it consists of a tightly coupled two-tran- 
sistor network in which a common emitter input stage 
is interconnected directly with an emitter follower 
stage to provide virtually 100 percent negative feed- 
back to the base input of the common emitter stage. 
Bias to the network is supplied via the common tie 
point of the common emitter stage collector terminal 
and the emitter follower base stage terminal by a regu- 
lated constant current source, and the output of the 
circuit is taken from the collector of the emitter fol- 
lower stage. 
1 Claim, 3 Drawing Figures 
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SOLID-STATE CURRENT TRANSFORMER 
THE INVENTION 
The invention dezcribed herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 
85-568 (72 stat. 435; 42  U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to an electronic circuit which 
functionally performs the same operation as a 1:l (or 
unity turns ratio) current transformer; but, unlike its 
passive, mutually coupled inductive counterpart, does 
so unilaterally through essentially a one-to-infinity, 
input to output, impedance level conversion which 
prevents reverse interaction between its counterpoised 
ports. 
2. General Description of the Prior Art 
It may be simply stated that prior to this invention, no 
simple electronic network could be found that exhib- 
ited the combined properties of very low input imped- 
ance and very high transfer characteristic linearity 
when driven from a voltage source and quiescently 
biased in the low microampere current range. While 
such requirements at first glance appear to resemble 
the intrinsic features of an ordinary bi-polar transistor 
operated in the common base configuration, close scru- 
tiny points out that a common base transistor stage 
possesses a linear transfer function only when driven by 
a current source (not a voltage source) since its input 
impedance varies widely as an inverse function of the 
emitter current. 
It is the object of the present invention to provide 
with a simple circuit of few components what is best 
termed a solidstate current transformer exhibiting both 
a low input impedance and a linear transfer character- 
istic between input and output while operating at ex- 
tremely low input levels. 
SUMMARY OF THE INVENTION 
In accordance with the invention, the collector out- 
put of a common emitter transistor amplifier stage is 
directly coupled to the base input of an emitter fol- 
lower stage with the thus connected collector and base 
elements of these stages being biased from a constant 
current source. The emitter of the emitter follower 
stage is directly connected back to the base of the 
common emitter input stage with output from the net- 
work thus formed being secured at the collector termi- 
nal of the emitter follower stage. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is an electrical schematic diagram of a basic 
form of the invention. 
FIG. 2 is an electrical schematic diagram of a pre- 
ferred embodiment of the invention. 
FIG. 3 is an electrical schematic diagram illustrating 
an application of the invention as the critical low level 
signal acquisition interface between the output of a 
phototransistor array and subsequent high level pro- 
cessing circuitry. 
2 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
Referring to FIGS. 1 and 2, illustrating the basic and 
5 preferred embodiment of the invention, respectively, 
transistor 10 is connected as a common emitter stage 
12 with its emitter terminal 14 being connected to 
ground 16, and its collector terminal 18 is connected 
through constant current regulator 20 to the positive 
10 terminal 22 of a power supply, the negative terminal of 
which (not shown) is connected to ground, or refer- 
ence point 24. As shown in FIG. 2, depending upon 
whether an inverting or noninverting output is desired, 
input source 26, with source resistance 28, is con- 
15 nected across terminals 30 and 32; or input source 34, 
with source resistance 36, is connected across termi- 
nals 30 and 38. 
The collector output of transistor 10 is directly con- 
nected to the base input of transistor 40, which is con- 
20 nected as emitter follower stage 42 but has its collector 
connected through load resistor 44 to the positive ter- 
minal 46 of the power source. The output of the circuit, 
E,,, is available between terminals 48 and 24. The emit- 
ter output of transistor 40 is directly connected back to 
25 the base input 54 of transistor 10 to provide complete 
inverse feedback. 
Referring particularly to FIG. 2, transistor 50 is con- 
nected as a bias equalization and stabilization diode, or 
diode stage 52 across the base emitter junction of tran- 
30 sistor 10. The base and collector of transistor 50 are 
connected in common with base terminal 54 of transis- 
tor 10, and the emitter of transistor 50 is connected to 
emitter terminal 14 of transistor 10. Connected in this 
manner, transistor diode connected stage 52 serves to 
35 both minimize temperature-induced variations in the 
composite network perameters and to balance the ef- 
fect which bias current Ib and input current I i  h 
output current I,,, thus significantly reducing th 
of bias current required to the point where it n 
4 0  no greater than the peak positive value of the inpu 
current to prevent output stage 42 from being cut off. 
With this device in place, the interrelationship among 
the various node currents reduces to simple I,, = I6 - I,; 
where I,, is the output current from the circuit to load 
45 resistor 44, Ib is the bias current into the circuit from 
constant current regulator 20, and I i  is the input cur- 
rent to the circuit from signal source 26. 
Functionally, transistors 10 and 40 act concordantly 
as a reference current source for which the level is 
5 0  controlled by, and is identical to, bias current I,, sup- 
plied through constant current regulator 20. By com- 
paring the combined value of input current I, and out- 
put current I, to the value of bias current Ibr any imbal- 
ance is quickly removed by an appropriate and inher- 
55 ent adjustment in the output, made by transistor 40. 
Linearity of the aggregate network’s transfer character- 
istics with voltage as well as current sources is assured 
both by the fact that the input impedance of the circuit 
is so low as to be virtually nonexistent (typically less 
60 than 0.1 ohm) and by the fact that it is unaffected by 
either the amplitude or the polarity of the input signal 
so long as this signal does not result in any current 
which exceeds the value of the bias current. Conse- 
quently, even when the input signal does originate from 
65 a voltage source, an immediate and totally liilear con- 
version to a current based signal occurs through the 
existing driving point source resistance which is typi- 
cally in series with the input of the circuit. Hence, the 
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circuit in effect “sees” a driving point current source tions by virtue of its extraordinarily linear transfer 
regardless of whether one in reality is present or  there characteristics, extremely low input impedance, and 
is merely the idealized Thevenin converted equivalent phenomenonly wide dynamic range extending from 
of one. picoamperes to amperes. It is believed that this unique 
Since it is entirely permissible to feed the network at 5 circuit easily qualifies as a new basic building block for 
either the base or collector nodes of input stage 12, it analog circuit designs. Additionally, its utter simplicity, 
should be equally apparent that both of these input totally active nature, and excellent stability make it a 
points can be driven simultaneously. One way ofexpe- natural for use in monolithic currents. It is therefore 
diently using this capacity is to drive these dual input anticipated that the number and diversity of systems 
terminals from a matching set of dual output terminals 10 and subsystems incorporating it will be very substantial 
on a different pair oftransistors to thus achieve a differ- and that it Will facilitate reahZing Certain fUllCtiOllal 
entia1 to a single ended conversion. Further apparent operations not formerly Practical. 
applications for this invention include audio and video What is claimed is; 
processing systems where a minimum of harmonic in- 1. A solid-state television camera circuit comprising 
teraction is needed between signals of different funda- 15 a matrix of solid-state photosensitive elements are di- 
mental frequencies when they are mixed. In general, rectly switched to provide an unamplified serial output 
this allows any number of parallel inputs to  be fed to at first and second Output terminals; 
the input terminal of the circuit, which then provides a common emitter transistor circuit including a tran- 
sistor, the base and emitter of which comprise an an accurate output representation of the arithmetic 
sum of these inputs. 
FIG. 3 illustrates the invention employed as one 
channel of a multiple input, signal summing circuit of a 
high performance solid-state television camera. As 
shown, the output of a particular phototransistor 56 of 
matrix 58 of transistors, typically having 200 by 200 (or 25 
greater) elements, is selected by one of column 
switches 60 and row switches 62. Inclusion of resistor 
64 and capacitor 66 at the input of the circuit serves a 
dual filtering role. In particular, the combination of 
passive elements functions mainly to roll off the com- 30 
mutated video signal bandwidth; but it also helps to  
dampen the effects of feed-through switching spikes 
coupled onto the signal input line from column 
switches 60, which are typically FET devices. Primary 
cancellation of these spikes must be realized through 35 
coincidence selection and deactivation of adjacent 
channels, of course, since without such coincident 
switching the coupled-in transients could easily swamp 
out a low level input signal. With the provision of this 
filter, signal levels as low as one millivolt have been 40 
successfully commutated from a 400 by 500 phototran- 
sistor matrix at rates in excess of two megahertz. Bias a biasing source; 
source 68, connected between common ground 24 and a load impedance and said reverse biasing source 
the emitter 14 of transistors 10 and 50, provides a 45 being connected in series between the collector of 
forward bias to  these transistors relative to  the ground said emitter follower transistor circuit and said 
reference. common terminal; 
The output at terminal 48 relative to  common ground constant current biasing means for providing, sepa- 
terminal 24 is typically fed to  post processing circuitry rate from said amplifier input of said common 
consisting of a buffer amplifier, a high-speed sampler emitter transistor circuit, collector, reverse, bias to 
which picks off the output peak through a narrow 50 said common emitter transistor circuit and base, 
tuned, phased window, and an analog multiplexer forward, bias to said emitter follower transistor 
which serializes the resulting sequence of sampled sig- circuit, said constant current biasing means being 
nals onto a common line with a number of similarly connected between said direct connection between 
acquired signals to  form a composite scan-converted the base input of said emitter follower transistor 
video output from a high pixel count solid-state cam- 55  circuit and the collector of said common emitter 
era. transistor and said biasing source; and 
From the foregoing, it is to be appreciated that the output coupling means for coupling a signal output 
solid-state current transformer of this invention pro- from said load impedance. 
20 amplifier input; 
a capacitor coupled across said terminals; 
a resistor connected between said first terminal and 
the base input of said common emitter transistor 
circuit, and said resistor comprising with said ca- 
pacitor a signal filter means for rolling off commu- 
tated video signal bandwidth and dampening feed- 
through switching spikes; 
a diode connected transistor circuit, the base and 
collector of same being connected together to the 
base of said common emitter transistor circuit, and 
the emitter being connected to  the emitter of said 
common emitter transistor circuit; 
a forward emitter biasing source connected between 
said second terminal, a common terminal, and 
emitters of said diode connected transistor circuit 
and common emitter transistor circuit; 
an emitter follower transistor circuit, the base input 
of which is directly connected to the collector of 
said common emitter transistor circuit, and the 
emitter of said emitter follower circuit being di- 
rectly connected to the base of said common emit- 
ter transistor circuit; 
vides a significant development in circuitry configura- 6o * * * * *  
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